Showing posts with label Operating System Subjects Some Important Questions.. Show all posts
Showing posts with label Operating System Subjects Some Important Questions.. Show all posts

2 Sept 2013

Operating System Subject's IMP Questions..

Operating System Subject's Some Important Questions..


  • Why is MBR registers required?
  • Why are interrupts needed? List the limitation of Sequential interrupt processing.
  • Briefly compare all in board memory.
  • Define Virtual memory. Briefly explain all levels of system structure.
  • Define DMA. Briefly explain steps involve in Simple Interrupt Processing.
  • Explain the key elements of an Operating System for Multiprogramming with figure.
  •  List the objective of time sharing system and multiprogramming system.
  • Briefly explain Block/Suspend->Block, Ready->Ready/Suspend states of process.
  • List two events/reasons lead to the termination and suspension of a process?
  • Why are two modes (user and kernel) needed?
  • What is the difference between a mode switch and a process switch?
  • For what types of entities does the OS maintain tables of information for management purposes?
  • Explain the difference between a monolithic kernel and a microkernel.
  • Briefly explain SMP with figure. List two advantages and disadvantages of ULTs over KLTs.
  • What is I/O Management? Write a short note on UNIX SVR4 Process Management.
  • Define Thread. What resources are typically shared by all of the threads of a process?
  • Define Process. What do you mean by pure user-level thread? What are the two separate the potentially independent characteristics embodied in the concept of process?
  • When and how the short-term, medium-term and long-term scheduling policies are applied? Draw the queuing diagram for scheduling.
  • Explain the resident set management policies for virtual memory. Explain how it affects the degree of multiprogramming.
  • Define virtual memory. Compare LRU, FIFO and Clock page replacement policies with suitable example.
  • What is paging? Explain the logical to physical address translation mechanism with example.
  • What is Monitor? Explain the solution to the Bounded-Buffer
  • Producer/Consumer Problem using a Monitor.
  • What is Translation Lookaside Buffer? Explain the Paging with the use of TLB.
  • What role the main memory cache plays with the Virtual Memory Management using TLB?
  • Discuss the use of Invert Page Table in paging technique. How physical address is generated in it?
  • What is deadlock? State necessary conditions for deadlock to occur. Explain
  • banker’s algorithm for deadlock avoidance.
  • Define the term. Dispatcher.
  • What is Process Spawning.
  • List out three general categories of PCB information.
  • List out which process states works in virtual memory and which one in primary memory.
  • Write down the full form of PSW, JCL.
  • Differentiate between mode switching and process switching.
  • Define main categories of processor registers and list out the registers in each category.
  • What is interrupt handler routine?
  • What is hit ratio?
  • Explain the issues and resolution for Cash Design.
  • Explain time sharing system with basic example.
  • Write short note on Process Control Structures.
  • Explain process state transition with one and two suspended states.
  • Compare the Resident set management.
  • Briefly explain the Address translation in a paging system.
Courtasy:-
AITS and MEFGI MidTerm Papers.

Comments

© 2013-2016 ITTechnocrates. All rights resevered. Developed by Bhavya Mehta